Abstract-We experimentally demonstrate a novel four-channel wavelength division multiplexing transmitter operating at 1.3 μm wavelength employing heterogeneously integrated III-V/Si photonic circuit copackaged with low-power 32-nm SOI CMOS driver integrated circuits (ICs). Error-free operation (BER < 10 −12 ) has been achieved across all four channels for back-to-back, 2 and 10 km single-mode fiber transmission at 25 Gb/s per each channel, targeting intra-and inter-datacenter interconnect applications. Power consumption as low as 19.2 mW for four CMOS driver ICs has been recorded, which yields 0.19 pJ/bit energy efficiency.
datacenter are dominated by low cost multimode VCSEL-links, there is a growing demand for longer reach optical links in intra and inter-datacenter interconnects (up to 10 km) for datacenter expansion. Single-mode fiber (SMF) optical links employing silicon and/or heterogeneous III-V/Si photonics manifest themselves as promising candidates for this market due to their potential for realizing an integrated wavelength division multiplexing (WDM) transceiver with low cost [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] . Integration technologies varying from monolithic silicon photonics [1] [2] [3] [4] to hybrid III-V/Si [5] [6] [7] [8] [9] [10] have been investigated extensively in academia as well as industry. The monolithic integration solution would enable low component parasitics, simplify packaging with the tradeoff in tuning fabrication process for best electronic or photonic device performance [9] . In contrast the heterogeneous integration approach would benefit from the independent platforms for electronic and photonics integrated circuits (ICs) to optimize performance for each part of the system with the disadvantages in parasitics due to packaging. This issue could be mitigated by short wire bonds or flip-chip bonding and co-design, co-package between electronic and photonic parts [8] [9] [10] . Moreover reaching the aggressive bandwidth targets outlined in next generation standards, such as 400 Gb/s Ethernet [11] , requires significant improvements over current commercial technologies, and is more easily achieved when scaling both data rate and channel count. Here, we investigate the potential of high-channel-count transmitters by assembling and characterizing a densely integrated photonic circuit with low-power CMOS drivers. The density and efficiency afforded by advanced CMOS electronics and heterogeneously integrated III-V/Si photonics provide promise for scaling channel counts in the future while maintaining aggressive cost and power targets.
Previously, four-channel silicon photonic transmitters have been reported up to 27 Gb/s per channel [3] [4] [5] [6] . A 4λ × 12.5 Gb/s WDM silicon photonics link was reported in [5] followed by a demonstrating of 25 Gb/s single channel transmission [6] based on the same technology platform. Hybrid III-V/Si integration had been introduced to fabricate DBR lasers for transmitter. In [3] an integrated 4 × 25 Gb/s parallel optical transceiver had been fabricated on monolithic silicon photonics platform leveraging the 130 nm CMOS SOI process. The transmitter employed Mach-Zehnder modulators based on p-i-n junction and a hermetic micro-packed DFB laser as an off-chip continuous-wave light source. While the 4 × 25 Gb/s parallel transmitter in [4] included the Ge-Si transverse PIN structure electro-absorption modulators (EAMs). In our previous work reported in [8] , we had demonstrated a four-channel silicon photonics WDM transmitter with integrated lasers and EAMs driven by 32 nm CMOS driver ICs operating error-free (BER <10 −12 ) at 4 × 28 Gb/s over 10 km SMF fiber. The key element that enables good performance with such extremely low power consumption in our (current and previously reported) driver circuits is the shift from remote drivers interfaced with the photonic integrated circuit (PIC) through 50 Ω transmission lines requiring impedance matching to tightly co-packaged electronics and photonics.
In this paper, we report the experimental measurements of a four-channel WDM transmitter with similar PIC but driven by a modified 32 nm CMOS driver IC. The difference in the IC design is targeting lower power consumption by reducing the output stage voltage from 2 V pp [8, 10] to 1 V pp while maintaining acceptable optical extinction ratio. The new IC design could achieve extremely low power consumption of 19.2 mW for driving four channels simultaneously while the lasers consume ∼1.1 W and the EAMs consume 28.5 mW. The state-of-the-art commercially available four-channel 25/28 Gb/s EAM driver IC with variable output swing (1.0-2.5 V pp ) and other bias, control circuits has power consumption of 0.75 W per channel at 2.5 Vpp output [12] . The organization of the paper is as follow: Section II discusses the design of the PIC and the driver ICs employed in the four-channel WDM transmitter, Section III reports the experimental measurements and results, and finally, Section IV concludes the paper. Fig. 1(a) illustrates the conceptual block diagram of the four-channel WDM transmitter, which consists of the heterogeneously integrated PIC co-packaged with the 32 nm SOI CMOS driver ICs. The photonic device was fabricated using III-V material heterogeneously integrated with silicon waveguides in an established foundry infrastructure with Aurrion's heterogeneous integration process. The four individual driver ICs were wire-bonded to the four EAMs. The PIC and driver ICs were co-packaged on a custom printed circuit board (PCB) for experimental measurements. Fig. 1(b) shows the image of the custom PCB together with the micrograph of the packaged four-channel WDM transmitter. The decoupling capacitors have been deployed to decouple noise from DC power supplies to the ICs. In the subsequent sections, we present details of the PIC and the driver IC.
II. PIC AND DRIVER ICS DESIGN

A. Heterogeneous Integrated III-V/Si PIC
As illustrated in Fig. 1(a) , the PIC demonstrated in this work consists of four tunable lasers [8] , which are individually coupled to four EAMs. The fundamental design of the tunable lasers is similar to other well-known III-V material multisection tunable lasers [13] . The tunable laser in this design constitutes a gain section with two wavelength tuners and a phase tuning section. The lasers demonstrate side mode suppression ratios exceeding 40 dB with about 1 W power consumption for all four lasers. The gain section of the lasers was formed by heterogeneously bonding InP onto the silicon waveguide. Similar to the laser gain sections, the EAMs were fabricated simultaneously using Aurrion's heterogeneous integration process. The detailed characterization of the EAMs had been reported in [9] and [10] . The EAMs provide wide bandwidth (∼30 nm) with low insertion loss (<3 dB) and low drive voltage (1-2 V pp ). Characterization of the wavelength tunability of the individual tunable laser in the transmitter was carried out by biasing the gain section at 150 mA, stabilizing the temperature of the entire WDM transmitter at 32°C and performing wavelength tuning on the two wavelength tuner sections. Finally the modulated optical signals output from the EAMs will be multiplexed in the multimode interference (MMI) combiners. The MMI multiplexer experiences high insertion loss (∼6 dB) when combining all four channels, but is employed due to its broad bandwidth to reduce risk in this prototype demonstration. The entire four-channel transmitter PIC occupies 2.75 mm × 7.6 mm.
B. 32 nm CMOS Driver ICs
The driver ICs were fabricated in IBM's standard 32 nm SOI CMOS technology (now Global Foundries) using standard thin oxide transistors. Each single channel driver IC has a simple architecture as depicted in Fig. 2 , targeting lower power consumption. V DD is dc biased at 1V. The single-ended RF input signal is received into the on-chip 50 Ω termination. This 50 Ω termination at the driver IC input is added for impedance matc hing with standard 50 Ω characteristic impedance of laboratory equipment (particularly the output from the bit pattern generator in this work). Subsequently, the signal propagates through 6 consecutive CMOS inverters with increasing transistor gatesize to provide signal amplification up to full-swing CMOS level (1 V pp ). The amplified signal then drives the output stage, which is a CMOS inverter with a separate V DDOUT supply followed by a series on-chip 45 Ω resistor. This resistor is employed for damping the ringing potentially caused by the wire-bond inductance and the EAM capacitance. Finally the driver output was wirebonded to the anode of the EAM, while significant decoupling is applied to the EAM cathode supply. The pad-limited area of each single channel driver IC is 1 mm × 1 mm, while the core circuits occupy 18 μm × 70 μm.
Before bonding to the laser-integrated PIC, a 4-channel variant of the driver IC is characterized by wire-bonding to a 4-channel EAM photonic chip [10] and assembling on a PCB as in Fig. 3(a) for evaluating the multichannel performance of the electro-optic interface. A commercial DFB laser emitting at wavelength of 1310 nm with optical output power of 13 dBm was employed to couple light into the EAM chip. The fiber-coupled output power from the EAM was ∼-8 dBm. An O-band optical amplifier had been used to compensate for the coupling loss. The test was running with PRBS-31 sequence. The optical eyes were captured by a 30-GHz Tektronix scope plugin module and depicted in Fig. 3(b-f) .
At target bitrate (25 Gb/s), the optical eye in Fig. 3 (c) was well opened with low jitter. That would suggest a good driving signal condition for the integrated transceiver at 4 × 25 Gb/s. The optical extinction ratio at 20 Gb/s as in Fig. 3(b) was 5.2 dB when biasing the EAM at 2.5 V. The biasing of the EAMs was adjusted to optimize the optical extinction ratio that would yield a lower crossing point in the observed optical eyes. Further characterization results in Fig. 3 demonstrate that the 1 V pp driver IC could yield an open optical eye up to 35 Gb/s with relatively low jitter. The measured optical eyes at bitrate above 25 Gb/s indicate an increasing inter-symbol interference level that leads to a higher vertical eye closure penalty at higher data rate. This bandwidth limitation is attributed for the bandwidth limit of the driver ICs based on 32 nm CMOS technology which would be lower the bandwidth of the EAMs. 
III. EXPERIMENTS AND RESULTS
In this section we describe the experimental demonstration and the measurement results of the heterogeneously integrated four-channel WDM transmitter. The experiment setup to measure the bit error rate (BER) performance of all four channels of the transmitter will be first presented, following by the discussion on the measured BER results.
A. Experiment Setup
The experiment setup is illustrated in Fig. 4(a) . As presented in the previous section, the PIC and driver ICs were wire-bond co-packaged on a custom PCB. The four single-ended RF input signals were routed through MMPX connectors at the card edge across micro-strip transmission lines and terminated into the onchip 50 Ω terminations. The PCB has cutouts for edge-coupled access using single-mode tapered-lensed fibers positioned with 3-axis precision stages. DC biases for driver ICs and PIC were provided through ribbon cables. V DD of the driver ICs was biased at 1 V. A 12-channel current source was employed to bias the gain section and two wavelength tuners (heaters) for all four lasers. In addition, two dual-output low noise Agilent sources were used for fine-tuning the phase sections of the lasers (when needed). The operating wavelength of four lasers had been tuned to match with 100GBASE-LR4 grid. Table I presents the bias parameters for the lasers (no phase tuning was needed in this operating condition) and the measured wavelength of the four lasers. Fig. 4(b) illustrated the optical spectrum of the four channels being used. The whole WDM transmitter was Four source-meters were employed to independently bias four EAMs. Table I shows the biasing voltage for each EAM, ranging from 2.3 to 3.3 V. That yields the extinction ratio of the modulated optical NRZ signals from 3.3 to 3.9 dB as shown in the same table. Two super high frequency (SHF) BPG-40A pattern generators were used to simultaneously provide four decorrelated 700 mV peak-to-peak RF signals input to the four single-channel driver ICs. The pattern generators were operating at 25 Gb/s with an external clock source. All the BER measurements were running with PRBS-31 sequence.
Light was extracted from the PIC using a single-mode tapered-lensed fiber with an approximate 2.5 μm spot diameter. The light was then passed through an isolator, a praseodymiumdoped fiber amplifier, a spool of SMF (10 km or 2 km), a tunable Fabry-Perot filter, and a variable optical attenuator. Optical amplification is required to compensate for coupling loss. Finally, an optical switch was used to select between a sampling scope with a 30-GHz photo-detector plugin, an optical average power meter, or a reference receiver (Rx). The Rx consists of a custom 130-nm SiGe IC, similar to the receiver used in [14] but with a DC-coupled transimpedance stage, wire-bonded to a commercial photo-detector with 0.6 A/W responsivity at 1310 nm. The RX's differential outputs were connected to an SHF error detector. The transmitter was tested with all channels running simultaneously, filtering out one channel at a time on the Rx. Fig. 5 shows the transmitted optical and received electrical eyes at 25 Gb/s per channel of all four channels of the WDM transmitter. The optical eye is open across all channels with the extinction ratio ranging from 3.3 to 3.9 dB. That is about 3 dB lower than the extinction ratio of the WDM transmitter driven by 2 V pp output driver ICs in [8] . It's worthwhile to note that for targeting lower driver IC power consumption by deploying 1 V pp output stage driver ICs, we have to trade-off the optical extinction ratio as well as the operating bitrate of the optical link. The estimated signal-to-noise ratio from the captured eye diagrams suggest that error-free transmission would be achieved across all channels.
B. Measurement Results
The BER measurement results are presented in Fig. 6 confirming the error-free operation for all four channels at targeted bitrate 25 Gb/s per each channel. The BER curves were recorded for each channel at 25 Gb/s for back-to-back, 2 and 10 km SMF transmission. The BER curves are plotted against the measured optical modulation amplitude. The curves for four channels exhibit a spread of about 1 dB at BER = 10 −12 , attributed to the variation in package parasitic. A negligible penalty, less than 1 dB at BER = 10 −12 , is observed between back-to-back and fiber transmission (2 and 10 km SMF). This penalty could be attributed to the small fiber dispersion as well as the temperature variation along the transmission fiber and the lack of clock & data recovery block at the receiver to correct for these small fluctuations. The transmission measurement results demonstrate the feasibility of the designed WDM transmitter for intra and inter data center interconnect applications. Table II shows the break down of power consumption of the heterogeneously integrated WDM transmitter operating at aggregated bitrate of 100 Gb/s. The driver ICs (four single-channel 32 nm CMOS ICs) consume 19.2 mW in total, not counting the DC current caused by the input termination, which yields an energy efficiency of 0.19 pJ/bit. In practice, the 50 Ω termination and its' power consumption is typically considered as part of the upstream component and not accounted for EAM driver circuit. As targeting in the IC design, the power consumption of the 1V pp driver ICs is significantly lower than that of the 2V pp driver ICs: 97.6 mW at 4 × 28 Gb/s or 0.87 pJ/bit energy efficiency [8] . The EAMs consume 28.54 mW while the lasers consume 1.1 W. That leads to the total power consumption of the WDM transmitter of 1151.6 mW at 100 Gb/s operation yielding an energy efficiency of 11.5 pJ/bit. (The calculation above does not include the additional power consumption of the TEC.)
IV. CONCLUSION
We have demonstrated a four-channel WDM transmitter employing heterogeneously integrated III-V/Si photonic circuits and 32 nm SOI CMOS driver ICs. The transmitter achieved error-free transmission over 10 km SMF at 25 Gb/s per channel. A power efficiency of 11.5 pJ/bit for the transmitter including lasers, modulators and driver ICs had been recorded. The driver ICs themselves consume only 19.2 mW correspondingly 0.19 pJ/bit energy efficiency.
The measurement results show the feasibility of the integrated WDM transmitter for intra and inter-data centers interconnect applications. This illustrates the potential of delivering on low power, low cost, high-channel-count WDM transceivers basedon hybrid III-V/Si photonic circuits and CMOS ICs technologies.
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